

# Hardware-Efficient Quantization for Green Custom Foundation Models

Toshiaki Koike-Akino<sup>(1,2)</sup>, Chang Meng<sup>(2)</sup>, Volkan Cevher<sup>(2)</sup>, Giovanni De Micheli<sup>(2)</sup>

<sup>(1)</sup>Mitsubishi Electric Research Laboratories (MERL), 201 Broadway, Cambridge, MA 02139, USA

<sup>(2)</sup>École Polytechnique Fédérale de Lausanne (EPFL), 1015 Lausanne, Switzerland

## Introduction

- We show the energy efficiency of floating-point (FP) multipliers over integer multipliers when synthesized on custom hardware chips.
- We propose **hardware-efficient quantization (HEQ)**, enabling hardware profiles differentiable to optimize the weight quantization for power reduction.
- Our HEQ framework achieves **25%** power reduction, and our custom multipliers provide up to **20-fold** power reduction altogether.

## Floating-Point vs. Integer Multiplier

- FP multipliers are more energy efficient than integer multipliers.
- bfloat16 is **2-fold** efficient than int16 multipliers (fewer bits in mantissa).




Figure 1: General FP multiplier diagram: exponent adder; mantissa multiplier; normalization. Hardware complexity is dominated by  $(N_m + 1)$ -bit integer multiplier block.

Table 1: Power/delay/area profiles of general multipliers designed through Yosys[2]/ABC[3] logic synthesis and Synopsys Design Compiler[4] on 45nm CMOS technology standard cell library[1]. Power consumption is at 0.2GHz clock frequency.

Multipliers	int32	float32 <sub>e8m23</sub>	int16	float16 <sub>e5m10</sub>	bfloat16 <sub>e8m7</sub>	int8	float8 <sub>e5m2</sub>	float8 <sub>e4m3</sub>	int4	float4 <sub>e3m0b6</sub>
Power ( $\mu\text{W}$ )	5,883.5	<b>4,886.3</b>	1,054.6	814.6	<b>435.6</b>	170.5	<b>63.3</b>	101.3	15.6	<b>8.4</b>
Delay (ns)	4.99	5.00	2.67	3.76	3.25	1.58	1.25	1.65	0.45	0.29
Area ( $\mu\text{m}^2$ )	5,412.8	4,063.9	1,157.6	828.9	508.6	231.2	95.2	144.7	29.5	16.0

## Green Custom Foundation Models

- We design full-custom AI chip with constant quantized weights.
- Constant multipliers are lower power than general multipliers (5–20 folds).
- Power consumption depends on weight distributions.




Figure 2: Design of green custom foundation models.




Figure 3: Shannon decomposition of general multiplier towards custom constant-weight multiplier.




Figure 4: Power profile across quantized weight value for custom FP8 e4m3 multipliers. Average power is  $13.3\mu\text{W}$ , average delay is 0.48ns, and average area is  $28.7\mu\text{m}^2$ . **8-fold** power efficient than general FP8 multipliers.

## HEQ

- HEQ optimizes weight quantization distribution to jointly minimize cross entropy and power consumption for custom multipliers.




Figure 5: Interpolated STE[5] for differentiable hardware profile, enabling quantization-aware training (QAT). Regularized loss to minimize cross entropy and power consumption.

## Experiments & Results

- HEQ regularization improves **both** performance and energy efficiency.
- FP3 HEQ achieves  $7 \times 10^4$  greener than FP32 within 1% loss.




Figure 6: Power-aware quantization results across regularization factor  $\lambda$ . Error band shows a confidence interval under one standard deviation over 7 random seeds.




Figure 7: Quantized weight histogram for custom FP8 multiplier e4m3, across regularization  $\lambda$ .

Table 2: Comparison of quantization methods for implementing custom ViT model[6].

Precision	PTQ on General Multiplier	HEQ on Custom Multiplier
FP32 <sub>e8m23</sub>	98.29 $\pm$ 0.11	98.70 $\pm$ 0.09
FP16 <sub>e5m10</sub>	98.03 $\pm$ 0.21	98.65 $\pm$ 0.05
BF16 <sub>e8m7</sub>	98.04 $\pm$ 0.22	98.60 $\pm$ 0.11
FP8 <sub>e5m2</sub>	98.01 $\pm$ 0.25	97.81 $\pm$ 0.25
FP8 <sub>e4m3</sub>	97.83 $\pm$ 0.00	98.78 $\pm$ 0.05
FP6 <sub>e3m2b7</sub>	97.45 $\pm$ 0.06	98.67 $\pm$ 0.08
FP5 <sub>e3m1b7</sub>	92.49 $\pm$ 0.90	97.99 $\pm$ 0.08
FP4 <sub>e3m0b6</sub>	10.69 $\pm$ 1.25	55.91 $\pm$ 6.74
INT4 <sub>e0m3b4</sub>	14.25 $\pm$ 2.06	97.35 $\pm$ 0.14
FP3 <sub>e2m0b5</sub>	1.2	0.07 $\pm$ 0.00
Precision	PTQ on General Multiplier	HEQ on Custom Multiplier
FP32 <sub>e8m23</sub>	—	98.70 $\pm$ 0.09
FP16 <sub>e5m10</sub>	—	98.65 $\pm$ 0.05
BF16 <sub>e8m7</sub>	—	98.60 $\pm$ 0.11
FP8 <sub>e5m2</sub>	—	98.78 $\pm$ 0.05
FP8 <sub>e4m3</sub>	—	98.67 $\pm$ 0.08
FP6 <sub>e3m2b7</sub>	—	97.99 $\pm$ 0.08
FP5 <sub>e3m1b7</sub>	—	95.91 $\pm$ 6.74
FP4 <sub>e3m0b6</sub>	—	97.35 $\pm$ 0.14
INT4 <sub>e0m3b4</sub>	—	0.07 $\pm$ 0.00




Figure 8: Accuracy vs. quantization bits.




Figure 9: Accuracy vs. power tradeoff.

## References

- Nangate. "The Nangate 45nm Open Cell Library," <https://si2.org/open-cell-library/>, 2011.
- C. Wolf, et al., "Yosys - A free Verilog synthesis suite," Austrochip, vol. 97, 2013.
- R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength verification tool," CAV 2010, pp. 24–40. Springer, 2010.
- Synopsys, "Design Compiler," <https://www.synopsys.com/>, 2024.
- A. Gholami, et al., "A survey of quantization methods for efficient neural network inference," In Low-Power Computer Vision, pp. 291–326. Chapman and Hall/CRC, 2022.
- A. Dosovitskiy, et al., "An image is worth 16x16 words: Transformers for image recognition at scale," ICLR, 2020.