Beyond Thermal Management: Incorporating p-Diamond Back-barriers and Cap-layers into AlGaN/GaN HEMTs

Zhang, Y.; Teo, K.H.; Palacios, T.
TR2016-117 April 2016

Abstract

This work explores the use of p-diamond back-barriers and cap-layers to enhance the performance of GaN-based high electron mobility transistors (HEMTs). Diamond can offer a heavily-doped p-type layer, which are complementary to GaN electronics. Self-consistent electro-thermal simulations reveal that the use of p-diamond back-barriers and cap-layers can increase the breakdown voltage of GaN-based HEMTs by four-fold, at the same time that they enhance the 2DEG confinement and reduce short channel effects. These results highlight that p-diamond layers can improve the performance of GaN HEMTs for high-power and high-frequency applications beyond the thermal improvements pursued until now.

*IEEE Transactions on Electron Devices*
Beyond Thermal Management: Incorporating p-Diamond Back-barriers and Cap-layers into AlGaN/GaN HEMTs

Yuhao Zhang, Student Member, Koon Hoo Teo, Member, IEEE, and Tomás Palacios, Senior Member, IEEE

Abstract—This work explores the use of p-diamond back-barriers and caplayers to enhance the performance of GaN-based high electron mobility transistors (HEMTs). Diamond can offer a heavily-doped p-type layer, which are complementary to GaN electronics. Self-consistent electro-thermal simulations reveal that the use of p-diamond back-barriers and cap-layers can increase the breakdown voltage of GaN-based HEMTs by four-fold, at the same time that they enhance the 2DEG confinement and reduce short channel effects. These results highlight that p-diamond layers can improve the performance of GaN HEMTs for high-power and high-frequency applications beyond the thermal improvements pursued until now.

Index Terms— GaN HEMTs, p-diamond back-barrier, p-diamond cap layer, power electronics

I. INTRODUCTION

GaN-based transistors and diodes are excellent candidates for high-voltage and high-frequency electronics. In particular, GaN high electron mobility transistors (HEMTs), which utilize a two-dimensional-electron-gas (2DEG) channel, have demonstrated excellent power and frequency performances [1]. High cut-off frequency over 400 GHz [2] and RF output power over 800 W at 2.9 GHz have been demonstrated in GaN HEMTs [3]. However, applications such as radars for traffic controllers, satellites for broadcasting and high-power motors require an even higher power (~kW) at high-frequency (e.g. K-band), which are still challenging for GaN HEMTs.

Manuscript received on January 25, 2016. Yuhao Zhang conducted this work while he was working at Mitsubishi Electric Research Laboratories (MERL) as an intern. Tomás Palacios collaborated with MERL for this research with his related work supported by the ONR PECASE program, monitored by Dr. Paul Maki, and the ARPA-E SWITCHES program, monitored by Dr. Timothy Heidel. The review of this article was arranged by Editor Giovanni Ghione.

K. H. Teo is with the MERL, Cambridge, MA 02139 USA (e-mail: teo@merl.com).

Y. Zhang and T. Palacios are with the Microsystems Technology Laboratories, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: yhzhang@mit.edu; tpalacios@mit.edu)

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier XXXXXXX

<table>
<thead>
<tr>
<th>MATERIAL PROPERTIES OF MAJOR SEMICONDUCTORS CONSIDERED FOR POWER AND MICROWAVE APPLICATIONS</th>
<th>Si</th>
<th>GaAs</th>
<th>SiC</th>
<th>GaN</th>
<th>Diamond</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_g$ (eV)</td>
<td>1.1</td>
<td>1.4</td>
<td>3.3</td>
<td>3.4</td>
<td>5.5</td>
</tr>
<tr>
<td>$\mu_0$ (cm$^2$/Vs)</td>
<td>1400</td>
<td>8000</td>
<td>1000</td>
<td>2000</td>
<td>2000-4500</td>
</tr>
<tr>
<td>$\mu_0$ (cm$^2$/Vs)</td>
<td>600</td>
<td>400</td>
<td>100</td>
<td>850</td>
<td>3000-4000</td>
</tr>
<tr>
<td>$F_c$ (MV/cm)</td>
<td>0.3</td>
<td>0.4</td>
<td>2.5</td>
<td>3.3</td>
<td>10</td>
</tr>
<tr>
<td>$k_r$ (W/cmK)</td>
<td>1.3</td>
<td>0.46</td>
<td>4.2</td>
<td>1.3-2</td>
<td>10-20</td>
</tr>
<tr>
<td>$\varepsilon$</td>
<td>11.8</td>
<td>12.9</td>
<td>9.7</td>
<td>9</td>
<td>5.5</td>
</tr>
<tr>
<td>Baliga’s $FOM$ (ea)</td>
<td>1</td>
<td>15</td>
<td>340</td>
<td>1450</td>
<td>24664</td>
</tr>
</tbody>
</table>

$E_g$: bandgap; $\mu_0$: electron and hole mobility; $F_c$: critical electric field; $k_r$: thermal conductivity; $\varepsilon$: dielectric constant. $\mu_0$ of 2DEG is used for GaN.

A promising method to further improve the performance of GaN-based HEMTs is to incorporate diamond into the HEMT structure. As shown in Table I, diamond has ~3 times higher critical breakdown field ($E_g$) and ~10 times higher thermal conductivity than GaN, and has the highest Baliga’s Figure of Merit (FOM), a key FOM for high-frequency power device performance [4], among all the potential materials listed [5]. In addition, p-type doping is well established in diamond but still challenging in GaN. Boron doping (p-doping) in single-crystal, polycrystalline and nanocrystalline diamond can reach a concentration as high as $10^{18}-10^{21}$/cm$^3$ [6][7][8] with free hole concentration over $10^{20}$/cm$^3$ [8][9]. A hole mobility of 300-600 cm$^2$/Vs has been demonstrated in p-diamond thanks to hopping transport mechanism [6][10]. In contrast, the p-doping in GaN has a maximum hole concentration of $10^{17}-10^{18}$/cm$^3$ and maximum hole mobility still below 30 cm$^2$/Vs [11][12].

Recent progress in GaN and diamond growth have made the integration of diamond and GaN devices possible. GaN layers can be epitaxially grown on [13] or wafer-transferred [14][15] to single-crystal [13] or polycrystalline [14][15] diamond substrates grown by chemical vapor deposition (CVD). Deposition of nanocrystalline diamond (NCD) coating has also been enabled to passivate GaN devices [16]. However, almost all current diamond and GaN integration merely focus on thermal management, which cannot take full advantage of the complementary properties of GaN and diamond.

In this work, we propose to incorporate diamond, as an electronic material, into GaN-based power and microwave devices for the first time. p-diamond is proposed to serve as multi-functional back-barriers or cap-layers for GaN HEMTs.
Fig. 1. Schematic structure of a GaN-on-diamond HEMTs with a p-diamond back-barrier. Thermal conductivity of different layers and thermal contact settings are also listed. Two sets of source-to-gate distance \( (L_s) \), gate length \( (L_g) \) and gate-to-drain distance \( (L_{gd}) \) are selected to simulate power (Part II B and II C) and microwave devices (Part II D), as shown in Fig. 1.

A. Simulation Model and Calibration

The self-consistent electro-thermal simulations were performed using the Silvaco ATLAS simulator [19], based on the simulation models previously developed for GaN lateral and vertical power devices at MIT [17]. A thermal diffusion region \( (w=500\,\mu m) \) was added for single-finger device simulation and an adiabatic thermal boundary condition was added at the unit-cell sidewall to enable the multi-finger device simulation [17]. The thermal conductivity of different materials in device is listed in Fig. 1. Both NCD (10 W/cm K [20]) and SiN\(_x\) (0.2 W/cm K) are considered for device passivation. The thermal conductivity of GaN and CVD-grown polycrystalline diamond was set as 1.8 W/cm K and 15 W/cm K [14], with a temperature dependence model described in [17]. An effective thermal conductivity of 0.01 W/cm K for SiN\(_x\) transitional dielectrics was calculated from the reported thermal boundary resistance in GaN-on-diamond structures [14]. The diamond bandgap and relative permittivity was set as 5.5 eV and 5.5, respectively; the electron affinity was set as 0.35 eV for a clean reconstructed diamond surface after releasing hydrogen-termination [21] and SiN\(_x\) passivation. p-diamond carrier concentration and mobility are based on experimental reports in [8].

The electro-thermal models were calibrated and verified by utilizing the HEMTs structure on Si/sapphire/SiC substrates fabricated at MIT, as shown in Fig. 2 (a). Excellent agreement between experiment and simulation was observed for all devices. A typical comparison between simulation and experimental dc I-V characteristics is shown in Fig. 2 (b).

B. Breakdown Voltage Enhancement

The insertion of p-diamond back-barrier can enhance device breakdown voltage \( (BV) \) by forming a reduced surface field (RESURF) structure. The p-diamond/n-GaN junction below the 2DEG channel can deplete the channel by a vertical electric field (E-field) at off-state, and thus spread the horizontal E-field. As shown in the simulated E-field distribution of GaN HEMTs without and with a p-GaN back-barrier (Fig. 3 (a) and (b)), the p-diamond/n-GaN junction greatly reduces the E-field peak at the gate edge and enables an almost uniform E-field distribution in GaN and diamond between gate and drain. The peak E-field in Al\(_{0.25}\)Ga\(_{0.75}\)N and GaN was reduced from 15 MV/cm and 8 MV/cm, much higher than the \( E_c \) of GaN (3.4 MV/cm) and Al\(_{0.25}\)Ga\(_{0.75}\)N (5.5 MV/cm for a bandgap of 3.96 eV [22]), to 4.8 MV/cm and 2.8 MV/cm, at a reverse bias of \( V_{G8}=-5 \) V and \( V_{DS}=1250 \) V.
Fig. 4. (a) Simulated electric field distribution in GaN-on-diamond HEMTs with a patterned p-diamond back-barrier, at a bias of $V_{GS} = 5$ V and $V_{DS} = 2500$ V. The gate edge to back-barrier edge distance is 8.5 μm. (b) Dependence of device breakdown voltage on the gate edge to back-barrier edge distance for GaN HEMTs with p-diamond and p-GaN back-barriers. The geometry and doping of p-GaN and p-diamond back-barrier are extracted from Fig. 3 (f) for a charge balance condition with 2DEG.

The RESURF design principle for HEMTs is to completely deplete the 2DEG charge by the p-n junction at breakdown [23]. In the optimized design, two equal E-field peaks would appear at the gate and drain edge [24], as shown in Fig. 3 (b). In case of charge unbalance, if p-diamond charges are not enough to deplete 2DEG, then a higher E-field peak would appear at the gate edge (Fig. 3(c)); if p-diamond charges are more than 2DEG, then the p-n junction would induce a higher E-field peak at the drain edge (Fig. 3(d)).

In simulation, device $BV$ was extracted when the peak E-field in any region reaches the $E_c$ of corresponding material [17]. The $E_c$ of GaN, Al$_{0.26}$Ga$_{0.74}$N, diamond and SiN$_x$ were set as 3.4 MV/cm, 5.5 MV/cm, 7 MV/cm (reported for CVD polycrystalline diamond [25]) and 10 MV/cm, respectively. As shown in Fig. 3 (e), a maximum $BV$ of ~1.9 kV can be achieved by different p-diamond doping concentration $N_d$, with different optimized p-diamond back-barrier thickness $t$ correspondingly. As shown in Fig. 3 (f), all these optimized $N_d$ and $t$ correspond to the similar total charge density $(N_d \times t)$ equivalent to the 2DEG density, showing the strong charge balance effect aforementioned. The maximum ~1.9 kV $BV$ is larger than the ~500 V and ~1.65 kV $BV$ of GaN HEMTs without back-barrier and with a p-GaN back-barrier (all with $L_{gd} = 10$ μm), demonstrating the effectiveness of p-diamond back-barrier in $BV$ enhancement.

Under perfect charge balance, a patterned p-diamond back-barrier can further reduce the peak E-field at the drain edge, with the back-barrier edge sitting between gate and drain. Fig. 4 (a) shows the E-field distribution in a HEMT with a patterned p-diamond back-barrier, where the edge of back-barrier is 1.5 μm away from the drain edge horizontally. From the comparison of Fig. 4 (a) and Fig. 3 (b), it can be seen that the patterned p-diamond back-barrier moves the peak E-field location in GaN from the drain edge to the p-diamond/n-GaN junction, creating a more spread E-field distribution in GaN and therefore enabling a higher $BV$ of over 2500 V for $L_{gd} = 10$ μm. The dependence of $BV$ on the patterned p-diamond back-barrier length is shown in Fig. 4 (b), revealing an optimized length $L_{gb}^{opt}$ for maximum $BV$. The breakdown will occur at the gate edge when the back-barrier length $L_{BB} < L_{gb}^{opt}$. 

Fig. 5. Simulated lattice temperature distribution in GaN-on-diamond HEMTs (a) without and (b) with a p-diamond back-barrier, at an on-state bias of $V_{GS} = 0$ V and $V_{DS} = 30$ V. The peak temperature and its location are denoted.
and at drain edge if $L_{BB} > l_{BB}^{opt}$. This E-field modulation effect was not observed for p-GaN back-barrier, where the peak E-field in GaN always stays near the 2DEG channel rather than moves towards p-n junction and the $B^{'P}$ reaches maximum when back-barrier extends to the drain side (Fig. 4 (b)). This is probably due to the relatively small vertical E-field in GaN p-n junctions compared to that in the p-diamond/n-GaN junction.

It should be also noted that the introduction of p-diamond back-barrier does not deteriorate the device forward characteristics. Simulations have revealed only a ~5% on-resistance increase due to the partial depletion of 2DEG by p-diamond back-barrier at on-state. For patterned p-diamond back-barriers with different lengths (Fig. 4), the on-resistance difference is within ~3% from the simulation.

### C. Thermal Performance Enhancement

In practical applications, the device peak temperature, $T_{peak}$, is limited to, for example 150 °C or 200 °C, to ensure long-term reliable operation. This peak temperature limit determines the device maximum allowable power dissipation [17]. Thus, power–$T_{peak}$ dependence was simulated to present and compare the device thermal performance.

From the simulated lattice temperature distribution shown in Fig. 5, it can be seen that the $T_{peak}$ locates at the gate edge in GaN HEMTs without a p-diamond back-barrier and at the drain edge in GaN HEMTs with a p-diamond back-barrier, as a result of the combination of high E-field and high current density [17] at each location. In addition, a lower $T_{peak}$ is observed in GaN HEMTs with a p-diamond back-barrier at the same bias, due to the E-field relaxation by p-diamond back-barrier discussed in the last section. A even lower $T_{peak}$ is observed in GaN HEMTs with an optimized patterned p-diamond back-barrier. Fig. 6 (a) shows the power–$T_{peak}$ dependence for these three devices with the same material structure but different E-field distribution. For $T_{peak} = 150$ °C, ~23% higher power density can be achieved by the introduction of p-diamond back-barrier and ~35% higher power by the optimized patterned p-diamond back-barrier.

The influence of the layer structure on the thermal performance was also studied. As shown in Fig. 6 (b), the power–$T_{peak}$ performance of the GaN-on-diamond HEMTs with the same p-diamond back-barrier but different passivation layers were simulated and benchmarked with respect to a GaN-on-SiC device (structure shown in Fig. 2 (a)). As shown for $T_{peak} = 150$ °C, although the thermal conductivity of polycrystalline diamond is almost 4 times the one of SiC, only ~15% higher power density was achieved in GaN-on-diamond than GaN-on-SiC. The relative small thermal improvement is due to the large thermal boundary resistance of the intermediate dielectric layer used between diamond and GaN [14]. This difference could be even smaller if the thermal conductivity of thin p-diamond layers is lower than the one used in the simulations, taken from thick diamond substrates. However, if the surface passivation material changes from 0.3 μm SiN$_x$ to 0.3 μm NCD, a ~50% power density increase can be achieved. If the thickness of NCD passivation increases from 0.3 μm to 1 μm, a power density over 30 W/mm, more than two times that
of GaN-on-SiC, can be achieved for $T_{\text{peak}} = 150$ °C. These results illustrate the great potential of NCD passivation in the thermal management of GaN power devices.

D. High-frequency Performance Enhancement

In GaN-based microwave devices, the gate length is typically scaled down below 200 nm. The short gate length causes short-channel effects such as threshold-voltage ($V_{\text{th}}$) shift, soft pinchoff and high sub-threshold current [26]. A back-barrier structure with high bandgap (e.g. AlGaN [27]) or large polarization charges (e.g. InGaN [26]) has been proved as an effective solution for reducing short-channel effects and enhancing 2DEG confinement.

With a larger bandgap than GaN and p-type doping, p-diamond back-barrier can form a large potential barrier that opposes the movement of electrons from 2DEG towards buffer layers, as shown in the simulated band diagram (Fig. 7 (a)). Thanks to the larger energy barrier formed by p-diamond compared to conventional AlGaN back-barrier, short-gate GaN HEMTs with p-diamond back-barriers show not only a much smaller $V_{\text{th}}$ shift but also a significant improvement in the subthreshold slope, as shown in Fig. 7 (b). The enhanced suppression of $V_{\text{th}}$ shift by p-diamond back-barrier is more remarkable for shorter gate and higher frequency devices, as shown in the simulated DIBL (defined as $\Delta V_{\text{th}}/V_{GS}$, and $V_{DS}$ of 1 V and 10 V used in our simulation) as a function of gate length for GaN HEMTs with different back-barriers (Fig. 7 (c)).

Device transfer characteristics were then simulated in ac mode and transconductance $g_m$, gate capacitances $C_{gd}$ and $C_{gs}$ were extracted as a function of $V_{GS}$. The intrinsic cut-off frequency $f_i$ was calculated by $f_i = \frac{g_m}{2\pi(C_{gd}+C_{gs})}$ for each $V_{GS}$ and the peak $f_1$ was extracted [28]. As shown in Fig. 7 (d), a slight higher $f_1$ is observed in GaN HEMTs with p-diamond back-barriers, indicating the incorporation of p-diamond back-barriers does not diminish device frequency performances. To further compare the $BV$–$f_1$ trade-off for microwave devices, HEMTs with a gate field plate (FP) are also simulated, as FP is a widely-used method to increase $BV$. The FP geometry was optimized according to [29]. The FP increases the $BV$ from $\sim 100$ V to $\sim 250$ V ($L_{FP}$, $L_g$ and $L_{gd}$ shown in Fig. 1 for ‘microwave device’), but introduces additional gate capacitance [29] and greatly reduces the device $f_1$ (Fig. 7 (d)). In contrast, GaN HEMTs with a p-diamond back-barrier, with a $\sim 400$ V $BV$ and $>60$ GHz $f_1$, outperforms the HEMTs with and without a FP in both $BV$ and $f_1$.

It should be noted that trapping effects have not been considered in our ac simulation, as negligible current collapse has been reported in GaN HEMTs with either diamond substrates [12] or NCD passivation [13]. In addition, the large potential barrier formed by p-diamond back-barriers would also reduce the possible electron trapping at GaN/SiN$_x$/diamond interfaces. Thus, we do not expect the trapping effects to significantly diminish the greatly enhanced $BV$–$f_1$ trade-off in GaN HEMTs with a p-diamond back-barrier. Also, parasitic access resistance and capacitances have not been considered in our simulation. For sub-50mm-gate devices, they need to be considered for accurate device cut-off frequency calculation.

III. P-DIAMOND AS A MULTI-FUNCTIONAL CAP-LAYER

Besides a back-barrier, p-diamond can serve as a multi-functional cap-layer in GaN HEMTs, to enhance $BV$–$R_{on}$ trade-off and thermal performance (Fig. 8 (a)). P-diamond cap-layer can be grown by CVD on top of dielectric-coated AlGaN/GaN epi-layers [14][15], or possibly deposited by NCD coating [16] following with a p-type doping in NCD [8]. Then the p-diamond can be partially patterned. Gate electrodes form a Schottky contact to the GaN cap layer, and can form either a Schottky or an Ohmic contact (similar to the device in [30] for the Ohmic contact) on the p-diamond cap layer.

Similar to p-diamond back-barrier, p-diamond cap-layer can also compensate 2DEG at off-state to enable a more uniform E-field distribution and a higher $BV$. Besides total charge amount, a large modulation effect by cap-layer length was also observed for device $BV$ and $R_{on}$. As shown in Fig. 8 (b), with the p-diamond length extending from gate to drain, a $\sim 3.5$ times higher $BV$ can be achieved at the cost of a $\sim 12$% higher $R_{on}$. A great improvement in thermal performance is also seen in GaN HEMTs with p-diamond cap layers, due to relaxed E-field distribution and diamond surface heat spreaders. Similar to results shown in Fig. 6 (b), an additional NCD passivation layer would give best thermal performance. In addition, the p-diamond cap layer, though maybe not so effective in enhancing 2DEG confinement as p-diamond back-barriers, are expected to reduce the electron trapping in AlGaN layer and GaN surface by vertical E-field. This is especially beneficial to GaN high-voltage power devices, as the surface and AlGaN trapping is a critical issue in these devices.

IV. CONCLUSIONS

In this work, we propose new concepts for the integration of p-diamond back-barriers and cap-layers into AlGaN/GaN HEMTs. These new devices take advantage of the complementary electrical properties of diamond and GaN. Electro-thermal simulations have demonstrated a large enhancement in the $BV$, thermal performance, 2DEG confinement and a reduction of short-channel effects by p-diamond back-barriers or cap-layers. These results show great potential of incorporating p-diamond layers into GaN HEMTs for high-power and high-frequency applications.
REFERENCES


Yuhao Zhang (S’13) received the B.S. degree in physics from Peking University, Beijing, China, in 2011, and the M. S. degree in electrical engineering from Massachusetts Institute of Technology (MIT), Cambridge, Massachusetts, in 2013. He is currently pursuing the Ph.D. degree in electrical engineering at MIT, Cambridge, MA, and working as an intern at Mitsubishi Electric Research Laboratories, Cambridge, MA.

His current research interest includes simulation, modeling, fabrication and characterization of III-V power electronics.

Koon Hoo Teo received his M.S. and Ph.D. degrees in electrical engineering from the University of Alberta, Edmonton, Canada, in 1985 and 1990, respectively. He is currently with Mitsubishi Electric Research Labs, Cambridge, MA, USA. He is the author and co-author of over 80 reviewed papers and 145 granted patents and patent applications which span the areas that include Nano and Surface Physics, Semiconductor Power Devices, Metamaterial, Optical and Wireless Communications, Cognitive Radio, Game Theory, RF and Power Electronics, Battery Charging and Wireless Power Transfer.
Tomás Palacios (S’98-M’06-SM’12) is an Associate Professor in the Department of Electrical Engineering and Computer Science at MIT. His research focuses on the combination of new semiconductor materials and device concepts to advance the fields of information technology, biosensors and energy conversion. His work has been recognized with multiple awards including the 2011 Presidential Early Career Award for Scientists and Engineers (PECASE). Prof. Palacios has authored more than 200 contributions in international journals and conferences, 40 of them invited, 3 book chapters and 8 patents.