A 5-Level Efficient IFPWM Power Coding Approach 
Encoding LTE for Class-S Digital-RF Transmitter with 
Distortion Correction 

Zhu, Q.; Ma, R.; Duan, C.; Mukai, K.; Shinjo, S.; Teo, K.H. 
TR2014-003 January 2014 

Abstract 
In this work, for the first time we propose a multi-level intermediate frequency pulse width modulation (ML-IFPWM) power coding approach to generate a high speed pulse train as input of GHz class-S switch-mode PA in the digital-RF transmitter. The key feature of a high power coding efficiency of 68.5% from a 5-level digitally implemented discrete-time (DT)-PWM quantizer encoding 20-MHz LTE signal (PAR of 10.25-dB) is verified by simulation. Unlike the traditional RFPWM, this new power coding process taking place at IF frequency of 100 MHz, offers a higher over-sampling ratio thus resulting in an improved output spectrum purity. In addition, a look-up-table based linearization unit is introduced in the digital-RF transmitter architecture to specifically correct the distortion caused by the nonlinear transformation of power encoder. To the author’s knowledge, this is the most efficient power coding approach in a digital implementation reported so far encoding 20-MHz LTE at 2 GHz with low EVM of 4.1%. 

2014 IEEE Radio Wireless Week (RWW)
A 5-Level Efficient IFPWM Power Coding Approach Encoding LTE for Class-S Digital-RF Transmitter with Distortion Correction

Qiuyao Zhu\textsuperscript{1,2}, Rui Ma\textsuperscript{1}, Chunjie Duan\textsuperscript{1}, Kenji Mukai\textsuperscript{3}, Shintaro Shinjo\textsuperscript{3}, Koon Hoo Tco\textsuperscript{1}

\textsuperscript{1}Mitsubishi Electric Research Laboratories (MERL), Cambridge, MA, 02139, United States
\textsuperscript{2}Illinois Institute of Technology, Chicago, IL, 60616, United States
\textsuperscript{3}Mitsubishi Electric Corporation, Information Technology R\&D Center, Kamakura, Japan

Abstract — In this work, for the first time we propose a multi-level intermediate frequency pulse width modulation (ML-IFPWM) power coding approach to generate a high speed pulse train as input of GHz class-S switch-mode PA in the digital-RF transmitter. The key feature of a high power coding efficiency of 68.5\% from a 5-level digitally implemented discrete-time (DT)-PWM quantizer encoding 20-MHz LTE signal (PAR of 10.25-dB) is verified by simulation. Unlike the traditional RFPWM, this new power coding process taking place at IF frequency of 100 MHz, offers a higher over-sampling ratio thus resulting in an improved output spectrum purity. In addition, a look-up-table based linearization unit is introduced in the digital-RF transmitter architecture to specifically correct the distortion caused by the nonlinear transformation of power encoder. To the author’s knowledge, this is the most efficient power coding approach in a digital implementation reported so far encoding 20-MHz LTE at 2 GHz with low EVM of 4.1\%.

Index Terms — Digital-RF transmitter, multi-level encoder, power coding efficiency, pulse width modulator (PWM), microwave power amplifiers, switch-mode PA.

I. INTRODUCTION

Advanced switch-mode power amplifiers (SMPAs), e.g. class-S, have become one of the key power amplifier architectures under intensive research in recent years [1]. The benefits of high theoretical power efficiency and operational flexibility manifest themselves as very promising enablers for the next generation digital-RF transmitter (TX) in software-defined radio (SDR).

Fig. 1 shows the architecture of a digital-RF TX utilizing class-S as the final stage to efficiently amplify a high speed pulse-train generated via power encoder, like delta sigma modulator (DSM) [1], pulse width modulator (PWM) [2]-[3], or pulse position modulator (PPM) [4]. Normally a high-Q (>500) bandpass filter (BPF) is needed to reconstruct the signal back to analog RF. Notably, with the recent advancement of GaN RF transistor technology, this architecture is gaining more attention, in particular for small base station cellular applications.

However, the very low “power coding efficiency” (defined by authors specifically as a ratio of the desired in-band power to the entire band power of the digitized signal, to clearly distinguish from the coding efficiency mentioned normally in information theory) of the conventional power encoders handling communication signals with high peak-to-average-ratio (PAR>8dB) is one of the most critical factors affecting the power efficiency of the TX, as the SMPA needs to wastefully amplify quite large portion of the useless out-of-band noise. So far, the most widely adopted power encoder (e.g. DSM) achieves in practice only limited power coding efficiency (<30\%). This is attributed to the generation of quantization noise and the noise shaping function for enhancing the in-band SNR.

![Digital-RF transmitter architecture based on SMPA.](image)

Recently, several new power coding schemes based on RFPWM were proposed [2]-[3], reporting improved power coding efficiency. Nevertheless, in order to meet the spectrum linearity requirement, especially for suppressing the in-band noise floor and out-of-band image replicas, the power encoder needs an ultra-fast sampling clock (50×frf) to obtain high enough over-sampling ratio of RF at GHz for cellular applications, which is hard to implement using commercial digital processors today.

In this work, we propose a novel encoding scheme of Multi-Level IFPWM (ML-IFPWM) via two-stage digital up-conversion at a dramatically reduced sampling rate whilst also achieving high power coding efficiency. Furthermore, a specially designed linearization unit is introduced. The paper is organized as follows: Section II describes the power coding scheme, Section III evaluates the simulation performance of the ML-IFPWM with LTE signal, and Section IV concludes the work.

II. ML-IFPWM SCHEME

To leverage the advantages of RFPWM and overcome the hardware implementation challenges mentioned above, our proposed power coding approach is consequently realized by decreasing the PWM input frequency to an intermediate frequency (IF, e.g. 100 MHz), and then perform the encoding with Cartesian IF IQ signals by a ML-IFPWM
B. LUT Pre-Distortion

It is known that PWM is an inherently nonlinear converter (see (2)). Thus, in order to maintain the signal integrity/linearity, a pre-distortion unit is introduced before the quantization. The LUT block pre-distorts the envelope of baseband IQ signals. It is adaptively configurable to each frame. The pre-distortion approach is described in details as follows.

Firstly, the cumulative distribution function (CDF) of the signal is calculated in each frame. Next, multiple threshold values for each quantization levels should be properly chosen according to the signal CDF. We derive the AM-AM transfer function of the (2N+1)-level quantizer based on the reported 3-level encoding method [4]. For a general (2N+1)-level quantizer, the AM-AM transfer function is,

\[
f(a(t)) = \frac{1}{N} \sum_{i=1}^{N} \cos \left[ \sin^{-1} \left( \frac{V_{hi}}{V_{thi}(t)} \right) \right], \quad a(t) \geq V_{thi} \tag{2}
\]

where \(a(t)\) is the envelope, and \(V_{thi}\) is the \(i^{th}\) threshold value, \(V_{thi} < V_{thj}\) when \(1 \leq i < j \leq N\). A LUT can be composed to describe the inverse behavior of the nonlinearity of the encoder, which is described in (2). Pre-distortion procedure can be imposed according to the searched LUT value. This LUT searching algorithm has in theory no limitation on the number of quantization level, which is an advantage over the analytical inverse function based pre-distortion scheme [3]. In addition, the SMPA nonlinearity could also be considered and pre-distorted in the baseband.

C. Exemplary ML-IFPWM Architecture

Fig. 3 shows an exemplary architecture of SMPA for an up to 5-level PWM in a digital-RF TX. It consists of mapper, buffer drivers, switching transistors, and a bandpass filter. By properly controlling the ON/OFF states of the switching transistors (SW0-7) via mapper, a 3-5-level pulse train can be generated based on the extended H-bridge SMPA (SW4-7 having the twice transistor size of SW0-3 for 5-level case).

### TABLE I

<table>
<thead>
<tr>
<th>H-Bridge Control for 3-Level (Grayed) or 5-Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>RFin</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
</tbody>
</table>

III. Performance Evaluation

In order to evaluate the performance of the ML-IFPWM encoder concept, a co-simulation bench has been built using Agilent SystemVue and MATLAB with 5-MHz and 20-MHz high PAR LTE signals at 2 GHz (see Table II).
<table>
<thead>
<tr>
<th>Scheme</th>
<th>State-of-The-Art</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>RF Carrier Frequency (GHz)</td>
<td>2-Level</td>
<td>3-Level</td>
</tr>
<tr>
<td></td>
<td>0.8</td>
<td>2.58</td>
</tr>
<tr>
<td>Digital Clock (GS/sec)</td>
<td>3.2</td>
<td>discrete Analog</td>
</tr>
<tr>
<td>Modulation Bandwidth (MHz)</td>
<td>1.23</td>
<td>5</td>
</tr>
<tr>
<td>Signal Type</td>
<td>5.5dB PAR CDMA</td>
<td>5.6dB PAR WCDMA</td>
</tr>
<tr>
<td>Power Coding Efficiency</td>
<td>30%</td>
<td>58%</td>
</tr>
<tr>
<td>Error Vector Magnitude (EVM)</td>
<td>2.35%</td>
<td>3%</td>
</tr>
</tbody>
</table>

Table II summarizes the performance of the recent publications. Using the 5-level IFPWM encoder, for 20-MHz 10.25dB PAR LTE signal, 68.5% coding efficiency is achieved. To our knowledge, this is the highest power coding efficiency reported. Meanwhile, low EVM (4.11%) is obtained with pre-distortion.

IV. CONCLUSION

A new power coding approach for efficiently encoding a 20-MHz LTE signal with ML-IFPWM is demonstrated for GHz digital-RF TX. Very promising encoding performance in terms of both power coding efficiency and linearity are shown. The investigations of the whole digital-RF TX front-end, focusing on the practical performances of switching transistors are ongoing.

REFERENCES